作 者:(美)約翰?F.韋剋利 著作 定 價:139 齣 版 社:機械工業齣版社 齣版日期:2018年06月01日 ISBN:9787111599418 ●Contents1 INTRODUCTION 11.1 About Digital Design11.2Analog versus Digital31.3Analog Signals71.4Digital Logic Signals71.5Logic Circuits and Gates91.6Software Aspects of Digital Design131.7Integrated Circuits161.8Logic Families and CMOS191.9CMOS Logic Circuits201.10Programmable Devices251.11Application-Specific ICs271.12Printed-Circuit Boards281.13Digital-Design Levels291.14The Name of the Game331.15Going Forward34Drill Problems342 NUMBER SYSTEMS AND CODES 352.1Positional Number Systems362.2Binary, Octal, and Hexadecimal Numbers372.3Binary-Decimal Conversions392.4Addition and Subtraction of Binary Numbers422.5Representation of Negative Numbers442.5.1Signed-Magnitude Representation2.5.2Complement Number Systems2.5.3Two’s-Complement Representation2.5.4Ones’-Complement Representation2.5.5Excess Representations2.6Two’s-Complement Addition and Subtraction482.6.1Addition Rules2.6.2A Graphical View2.6.3Overflow2.6.4Subtraction Rules2.6.5Two’s-Complement and Unsigned Binary Numbers2.7Ones’-Complement Addition and Subtraction522.8Binary Multiplication542.9Binary Division562.10Binary Codes for Decimal Numbers572.11Gray Code602.12Character Codes622.13Codes for Actions, Conditions, and States642.14n-Cubes and Distance662.15Codes for Detecting and Correcting Errors672.15.1Error-Detecting Codes2.15.2Error-Correcting and Multiple-Error-Detecting Codes2.15.3Hamming Codes2.15.4CRC Codes2.15.5Two-Dimensional Codes2.15.6Checksum Codes2.15.7m-out-of-n Codes2.16Codes for Transmitting and Storing Serial Data782.16.1Parallel and Serial Data2.16.2Serial Line CodesReferences82Drill Problems83Exercises853SWITCHING ALGEBRA AND COMBINATIONAL LOGIC893.1Switching Algebra913.1.1Axioms3.1.2Single-Variable Theorems3.1.3Two- and Three-Variable Theorems3.1.4n-Variable Theorems3.1.5Duality3.1.6Standard Representations of Logic Functions3.2Combinational-Circuit Analysis1043.3Combinational-Circuit Synthesis1103.3.1Circuit Descriptions and Designs3.3.2Circuit Manipulations3.3.3Combinational-Circuit Minimization3.3.4Karnaugh Maps3.4Timing Hazards1223.4.1Static Hazards3.4.2Finding Static Hazards Using Maps3.4.3Dynamic Hazards3.4.4Designing Hazard-Free CircuitsReferences126Drill Problems128Exercises1294DIGITAL DESIGN PRACTICES1334.1Documentation Standards1334.1.1Block Diagrams4.1.2Gate Symbols4.1.3Signal Names and Active Levels4.1.4Active Levels for Pins4.1.5Constant Logic Signals4.1.6Bubble-to-Bubble Logic Design4.1.7Signal Naming in HDL Models4.1.8Drawing Layout4.1.9Buses4.1.10Additional Schematic Information4.2Circuit Timing1544.2.1Timing Diagrams4.2.2Propagation Delay4.2.3Timing Specifications4.2.4Sample Timing Specifications4.2.5Timing Analysis Tools4.3HDL-Based Digital Design1654.3.1HDL History4.3.2Why HDLs?4.3.3EDA Tool Suites for HDLs4.3.4HDL-Based Design FlowReferences172Drill Problems174Exercises1765VERILOG HARDWARE DESCRIPTION LANGUAGE1775.1Verilog Models and Modules1795.2Logic System, Nets, Variables, and Constants1845.3Vectors and Operators1895.4Arrays1935.5Logical Operators and Expressions1945.6Compiler Directives1975.7Structural Models1985.8Dataflow Models2035.9Behavioral Models (Procedural Code)2055.9.1Always Statements and Blocks5.9.2Procedural Statements5.9.3Inferred Latches5.9.4Assignment Statements5.9.5begin-end Blocks5.9.6if and if-else Statements5.9.7case Statements5.9.8Looping Statements5.10Functions and Tasks2205.11The Time Dimension2245.12Simulation2255.13Test Benches2265.14Verilog Features for Sequential Logic Design2325.15Synthesis232References233Drill Problems234Exercises2356BASIC COMBINATIONAL LOGICELEMENTS2376.1Read-Only Memories (ROMs)2406.1.1ROMs and Truth Tables6.1.2Using ROMs for Arbitrary Combinational Logic Functions6.1.3FPGA Lookup Tables (LUTs)6.2Combinational PLDs2466.2.1Programmable Logic Arrays6.2.2Programmable Array Logic Devices6.3Decoding and Selecti
內容簡介
本書是數字設計領域的經典教材,是作者牢固的理論功底、嚴謹的學術風範與豐富的實踐經驗的完美融閤。原理方麵涵蓋不錯(HDL)、低級(電子電路)以及“廣泛中間級”(門電路、觸發器和一些較不錯的數字設計構件)的多層次基礎知識,更加方便不同專業的教學內容選取;實踐方麵專注於Verilog一種實現語言,強調基於FPGA的設計,並且添加瞭更多應用實例。 (美)約翰?F.韋剋利 著作 約翰?F. 韋剋利(John F. Wakerly)於斯坦福大學獲得電子工程博士學位。他目前是思科係統公司廣域網業務部主管工程項目的副總裁,還是斯坦福大學的兼職教授。他在數字設計、微型計算機體係結構、計算機可靠性等方麵齣版瞭50多部著作,並在電信與網絡領域擁有13項專利。 前 言本書寫給所有需要設計和構建真正的數字電路的讀者。為達到這個目的,讀者必須掌握數字電路的基本原理,同時理解它們在真實世界中是如何運轉的。正是基於這一理念,我們選取瞭“原理與實踐”這兩大主題。 在過去的30年裏,隨著集成電路的速度和集成度的快速提高,數字設計實踐經曆瞭重大轉變。過去,數字設計者用成韆甚至上萬的門電路和觸發器來構建係統,因此專業課程的重點就是如何小化和有效地利用芯片及闆級資源。 今天,一個芯片可以包含幾韆萬個晶體管,並且可以通過編程來構建片上係統。過去要實現這樣的係統,需要用幾百個包含上百萬單個門電路和觸發器的分立芯片。如今,産品開發能否成功更多地取決於設計團隊正確、完整地定義産品詳細功能的能力,而不是將需要的所有電路集成到一塊電路闆或芯等
數字設計:原理與實踐(英文版)(第5版)/[美]約翰.F.韋剋利 下載 mobi epub pdf txt 電子書 格式